In order to overcome scaling limit of planar MOS FET, three dimensional(3-D) transistors such as DELTA [1] and fin FET [2] have recently been proposed. Although the target of this study is to realize 3-D vertical-wall-channel transistor[3], realization of ultra-high drive current per planar area is a prime concern. Therefore, high aspect ratio of beam height H b to gate length L g , A H-L and high beam are inevitable.
Introduction
In order to overcome scaling limit of planar MOS FET, three dimensional(3-D) transistors such as DELTA [1] and fin FET [2] have recently been proposed. Although the target of this study is to realize 3-D vertical-wall-channel transistor [3] , realization of ultra-high drive current per planar area is a prime concern. Therefore, high aspect ratio of beam height H b to gate length L g , A H-L and high beam are inevitable.
Previously A H-L of about 0.5 has been realized using TMAH (tetra methyl ammonium hydroxide) anisotropic etchant with 1-µm H b and 2-µm L g [4] . While, an A H-L of the finFET is 2.5 with 50-nm H b and 20-nm L g [2] . In this study, a beam-channel tansistor (BCT), as shown in Fig. 1 , having A H-L of 5 with 1-µm H b and 0.2-µm L g has been successfully realized utilizing novel gate formation technique. One of the most difficult techniques to fabricate tall beam transistor is to realize narrow gate surrounding the tall beam. In addition, sidewall spacer sticking to the sidewall of the gate of planar MOS FET is almost impossible to be delineated by convetional RIE for the tall silicon beam. In response to the requirement, impurity-enhanced oxidation (IEO) [5] is utilized to realize the sidewall spacer. The IEO selectively forms much thicker oxide, i. e. its own oxide of polysilicon gate, which play a role of the sidewall spacer.
Device Fabrication
A fundamental process sequence for BCT is illustrated in Fig. 2 . After beam formation on an SOI wafer with a 1.0-µm-thick SOI and a 1.5-µm-thick BOX-SiO 2 , a heavily doped poly-Si gate is delineated by an isotropic plasma etching to prevent polysilicon residue remains at the sidewall of the beam. The minimum beam width of 40 nm has been obtained. Then, a side-wall-spacer of SiO 2 of the gate is formed by low temperature wet oxidation for 60 min at 700°C. Utilizing this IEO, 100-nm-and 10-nm-thick oxides are formed on the gate and the SOI substrate, respectively. Then, source and drain are formed by POCl 3 gaseous doping. Finally, aluminum electrode is deposited by sputtering so that the electrode wraps sidewalls of source and drain. SEM micrographs are shown in Fig. 3 . 
Device Characteristics
The I d -V g subthreshold characteristics for n-MOS transistors is shown in Fig. 4 . Sufficiently small off-current is obtained. A factor of I d L eff T ox /W eff is about 0.035 µA*µm for this BCT, while it is about 0.012 for finFET [2] . It is not yet clarified why the discrepancy occurs.
Beam width dependence of drain off-current I off is shown in Fig. 5 . The beam width W b measures that of top portion of the beam as previously shown in Fig. 3 . It is observed that I off decreases as W b becomes shorter. In particular, when W b is smaller than 300 nm, the I off sharply decreases. It is speculated that this sharp cut-off occurs when both-side junctions across the beam are combined each other.
On the other hands, the beam width dependence of the drain on-current, as shown in Fig. 6 , may imply that parasitic series resistances of source and drain affect the drain current resulting in the decrease in the current. This estimation is supported by exmerimentalresults shown in Fig. 7 . This figure shows that rapid increase in series resistance at less than beam width of 300 nm. This means gate-to-contact spacing should be kept narrower as shown in Fig. 8 . As the results it is observed , as shown in Fig. 9 , substantial field-effect mobility decreases due to the parasitic resistance of narrow source and drain.
Conclusion
A novel gate formation technique is proposed to realize 3-D beam-channel transistor (BCT) with beam height of around 1.0 µm. This technique utilizes impurity-enhanced low-temperature wet oxidation resulting in sidewall spacer of its own oxide of polysilicon gate. BCT successfully works at minimum beam width of 40 nm and effective channel length of 200 nm. Despite satisfactory performance of BCT, it is observed that the parasitic series resistance of source and drain formed in narrow beam adversely affects drivabilty of BCT. The effective structure, such as self-aligned silicidation and/or elevated source and drain, to reduce the resistance will increasingly important towards more scaling of 3-D beam channel transistor in near future.
